Part Number Hot Search : 
10276BC PI74FCT IRFH5301 AN455 00MTR IRF3315 21M50 MCL34PT
Product Description
Full Text Search
 

To Download ES3883 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 ESS Technology, Inc.
DESCRIPTION The VisbaTM ES3883 video CD companion chip (CC) is the second-generation companion chip that provides an optimal system design for a video CD player when used with the Visba ES3880 video CD PC. The ES3883 Visba video CD CC integrates the CD-ROM controller (featuring direct servo control), as well as most of the required analog discrete components, into a simple, highly cost-effective design for a video CD player. The Visba video CD CC provides the best quality for both video and audio, and easily passes the highest graded level for the China VCD standard. The Visba video CD CC features include a high-quality NTSC/ PAL digital video encoder (DVE), echo, surround sound, audio DACs, and PLL clock synthesizer. Additionally, there are also three 9-bit video DACs and two 16-bit sigma-delta audio DACs. One video DAC handles composite video output, while the other two handle the S-video outputs. The two 16-bit sigma-delta audio DACs offer differential outputs. The differential dual audio outputs from these audio DACs ensure further noise reduction to a minimum of 90 dB, enabling the Visba video CD CC to pass the best quality audio on all video CD parameter specifications. The DVE generates composite and S-video analog signals. Color space conversions (CSCs) are provided to match the input data to the required output format. Then, the data is filtered to meet the selected video standards. In addition, the Visba video CD CC is equipped with a remote control interface for power standby on/off, two microphone ports, auxiliary ports, and an interface for accessing internal registers. The ES3883 is available in an industry-standard 100-pin plastic quad flat pack (PQFP) package.
VisbaTM ES3883 Video CD Companion Chip Product Brief
FEATURES
* Multistandard TV encoder:
-- CCIR601 nonsquare operation -- NTSC/PAL formats -- Master video mode -- 8-bit interface for YCrCb (4:2:2) input format -- Simultaneous composite and S-video output -- Interlaced operation Audio DACs: -- Two 16-bit sigma-delta DACs -- Dual audio output, SNR better than 90 dB -- Accepts I2S format data -- Programmable functions Surround sound Remote control interface for power standby on/off Digitally controlled echo with up to 130-ms delay Dual microphone input Clock synthesizer (PLL): -- Based on 27-MHz crystal input -- Generates required clocks for video encoder, audio DAC, echo and surround sound, and video processor Device serial communication (DSC) port for command issued/ register access Graphical user interface (GUI) and hyperlink Direct CD servo control Vocal assist Remote control Interrupt control Power management 100-pin PQFP Single 5V power supply
*
* * * * *
* * * * * * * * *
Figure 1 shows a block diagram of a standalone system with a Visba video CD processor chip and a video CD companion chip.
Visba ES3883 Companion Chip
CD-ROM Controller
CD-ROM Kit
Remote Control
Interrupt Control
Remote Receiver Speakers
Audio DAC
Visba ES3880 (Video CD)
DSC NTSC/PAL Video PLL Echo/Surround/Vocal Assist
Mic 1 Preamp Volume Control Preamp Volume Control Television
ROM
DRAM
Mic 2
VFD Driver
VFD Panel
Figure 1 Visba ES3883 Video CD Companion Chip System Block Diagram
ESS Technology, Inc.
SAM0416-052201
1
ES3883 PRODUCT BRIEF
PINOUT
Figure 2 shows the Visba ES 3883 pinout diagram.
AUX6/VFD_DO
2XPCLK
VREFM
VCCAV
VCCAV
VSSAV
VSSAV
VSSAV
VSSAV
DSC_D7 HSYN_B DSC_D6 VSYN_B DSC_D5 YUV7 YUV6 YUV5 YUV4 VCC VSS YUV3 DSC_D4 YUV2 DSC_D3 YUV1 DSC_D2 YUV0 DSC_D1 VSS
81
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
VSSAA 50
COMP
CDAC
XOUT
VDAC
YDAC
ACAP
RSET
VREF
PCLK
AUX3
AUX4
AUX5
VCC
VCC
VCC
VSS
VSS
VSS
XIN
NC
82 49 83 48 84 47 85 46 86 45 87 44 88 43 89 42 90 41 91 40 92 39 93 38 94 37 95 36 96 35 97 34 98 33 99 32 31 100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
MIC2 MIC1 AOL+ AOLAORAOR+ VCCAA VREFP VCM VSSAA AUX15/IR AUX14/SOS1 AUX13/SP RBCK/SER_IN AUX12/C2PO AUX11/IRQ AUX10/SQCK RSD/SEL_PLL0 VCC VSS
Visba ES3883 Video CD Companion Chip 100-Pin PQFP
RWS/SEL_PLL1 RSTOUT_B DSC_C VCC TSD AUX7/VFD_DI AUX0 DSC_D0 AUX1 AUX2 TWS/SPLL_OUT DCLK/EXT_CLK AUX8/VFD_CLK AUX9/SQS0 DSC_S RESET_B MUTE MCLK TBCK VSS
NC
NC
NC
VCC
NC
NC
NC
VSS
Figure 2 Visba ES883 Pinout Diagram
VISBA ES3883 PIN DESCRIPTIONS
Table 1 lists the Visba ES3883 pin descriptions.
Table 1 Visba ES3883 Pin Description
Name
VSS VCC DSC_C AUX0 AUX1 AUX2 AUX3 AUX4 AUX5 AUX6 AUX7 AUX8 AUX9 AUX10 AUX11 AUX12 AUX13
Number
1,25:26,31,72,75,77,91,100 5,16,32,66,73,78,90 6 7 9 11 70 69 68 67 14 18 20 34 35 36 38
I/O Definition
I I I I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O Ground. Voltage supply, 5V. Clock for programming to access internal registers. Servo forward or general-purpose I/O. Servo reverse or general-purpose I/O. Servo LDON or general-purpose I/O. Servo CW/limit or general-purpose I/O. Servo CCW/close or general-purpose I/O. Servo data or general-purpose I/O. Servo XLAT or general-purpose I/O/VFD_DO. Servo BRKM/sense or general-purpose I/O/VFD_DI. Servo mute/open or general-purpose I/O/VFD_CLK. Servo SQS0 or general-purpose I/O. Servo SQCK or general-purpose I/O. 3880 IRQ or interrupt output or general-purpose I/O. CD C2PO or interrupt input or general-purpose I/O. Serial interrupt/CD-mute or general-purpose I/O.
2
SAM0416-052201
VSS
NC
ESS Technology, Inc.
ES3883 PRODUCT BRIEF
Table 1 Visba ES3883 Pin Description (Continued)
Name
AUX14 AUX15 DSC_D[7:0] DSC_S DCLK EXT_CLK RESET_B MUTE MCLK TWS SPLL_OUT TSD TBCK RWS SEL_PLL1
Number
39 40 81,83,85,93,95,97,99,8 10 12 13 15 17 19 21 22
I/O Definition
I/O I/O I/O I O I I O I I O I I O I Servo SCOR (S0S1), interrupt input, or general-purpose I/O. Interrupt input or general-purpose I/O. Data for programming to access internal registers. Strobe for programming to access internal registers. Dual-purpose. DCLK is the MPEG decoder clock. EXT_CLK is the external clock. EXT_CLK is an input during bypass PLL mode. Video reset (active-low). Audio mute. Audio master clock. Dual-purpose. TWS is the transmit audio frame sync. SPLL_OUT is the select PLL output. Transmit audio data input. Transmit audio bit clock. Dual-purpose. RWS is the receive audio frame sync. SEL_PLL[1:0] select the PLL clock frequency for the DCLK output.
SEL_PLL1 0 0 1 1 SEL_PLL0 0 1 0 1 DCLK Bypass PLL (input mode) 27 MHz (output mode) 32.4 MHz (output mode) 40.5 MHz (output mode)
23
RSTOUT_B NC RSD SEL_PLL0 RBCK SER_IN VSSAA VCM VREFP VCCAA AOR+, AORAOL-, AOL+ MIC1 MIC2 VREF VREFM RSET COMP VSSAV CDAC VCCAV YDAC VDAC ACAP XOUT XIN PCLK 2XPCLK HSYN_B VSYN_B YUV[7:0]
24 2:4,27:30,76 33
O O I O I
37 41,51 42 43 44 45:46 47:48 49 50 52 53 54 55 56:57,62:63 58 59,60 61 64 65 71 74 79 80 82 84 86:89,92,94,96,98
I I I I O O I I I I I I I O I O O I O I I/O I/O O O I
Reset output (active-low). No connect. Dual-purpose. RSD is the receive audio data input. SEL_PLL0 and SEL_PLL1 select the PLL clock frequency for the DCLK output. Refer to the table for pin 23. Dual-purpose. RBCK is the receive audio bit clock. SER_IN is the serial input DSC mode: 0 = Parallel DSC mode. 1 = Serial DSC mode. Audio analog ground. ADC common mode reference (CMR) buffer output. CMR is approximately 2.25V. Bypass to analog ground with 47-F electrolytic in parallel with 0.1 F. DAC and ADC maximum reference. Bypass to video CMR (VCMR) with 10 F in parallel with 0.1 F. Analog VCC, 5V. Right channel output. Left channel output. Microphone input 1. Microphone input 2. Internal resistor divider generates CMR voltage. Bypass to analog ground with 0.1 F. DAC and ADC minimum reference. Bypass to VCMR with 10 F in parallel with 0.1 F. Full-scale DAC current adjustment. Compensation pin. Video analog ground Modulated chrominance output. Video VCC, 5V Y luminance data bus for screen video port. Composite video output. Audio CAP Crystal output. 27-MHz crystal input. 13.5-MHz pixel clock. 27-MHz (2 times pixel clock). Horizontal sync (active-low). Vertical sync (active-low). YUV data bus for screen video port.
ESS Technology, Inc.
SAM0416-052201
3
ES3883 PRODUCT BRIEF ORDERING INFORMATION
ORDERING INFORMATION
Part Number ES3883 Description Visba CD Companion Chip Package 100-pin PQFP
ESS Technology, Inc. 48401 Fremont Blvd. Fremont, CA 94538 Tel: (510) 492-1088 Fax: (510) 492-1898
4
No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein.
U.S. patents pending. Visba is a trademark of ESS Technology, Inc. MPEG is the Moving Picture Experts Group of the ISO/ IEC. All other trademarks are owned by their respective holders and are used for identification purposes only.
(c) 2001 ESS Technology, Inc. All rights reserved.
SAM0416-052201


▲Up To Search▲   

 
Price & Availability of ES3883

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X